Load–store unit
Part of a computer system
In computer engineering, a load–store unit (LSU) is a specialized execution unit responsible for executing all load and store instructions, generating virtual addresses of load and store operations[1][2][3] and loading data from memory or storing it back to memory from registers.[4]
The load–store unit usually includes a queue which acts as a waiting area for memory instructions, and the unit itself operates independently of other processor units.[4]
Load–store units may also be used in vector processing, and in such cases the term "load–store vector" may be used.[5]
Some load–store units are also capable of executing simple fixed-point and/or integer operations.
See also
- Address-generation unit
- Arithmetic–logic unit
- Floating-point unit
- Load–store architecture
References
- ^ "IBM POWER8 processor core microarchitecture (PDF Download Available)". ResearchGate.
- ^ "Structure of Computer Systems" (PDF). Users.utcluj.ro. p. 320. Retrieved 2017-06-23.
- ^ "ARM Information Center". infocenter.arm.com.
- ^ a b Memory Systems: Cache, DRAM, Disk by Bruce Jacob, Spencer Ng, David Wang 2007 ISBN 0123797519 page 298
- ^ Computer Architecture: A Quantitative Approach by John L. Hennessy, David A. Patterson 2011 ISBN 012383872X pages 293-295
- v
- t
- e
Processor technologies
- Abstract machine
- Stored-program computer
- Finite-state machine
- with datapath
- Hierarchical
- Deterministic finite automaton
- Queue automaton
- Cellular automaton
- Quantum cellular automaton
- Turing machine
- Alternating Turing machine
- Universal
- Post–Turing
- Quantum
- Nondeterministic Turing machine
- Probabilistic Turing machine
- Hypercomputation
- Zeno machine
- Belt machine
- Stack machine
- Register machines
architectures
Types | |
---|---|
Instruction sets |
|
Instruction pipelining | |
---|---|
Hazards | |
Out-of-order | |
Speculative |
Level |
|
---|---|
Multithreading | |
Flynn's taxonomy |
performance
- Transistor count
- Instructions per cycle (IPC)
- Cycles per instruction (CPI)
- Instructions per second (IPS)
- Floating-point operations per second (FLOPS)
- Transactions per second (TPS)
- Synaptic updates per second (SUPS)
- Performance per watt (PPW)
- Cache performance metrics
- Computer performance by orders of magnitude
- Central processing unit (CPU)
- Graphics processing unit (GPU)
- Vector
- Barrel
- Stream
- Tile processor
- Coprocessor
- PAL
- ASIC
- FPGA
- FPOA
- CPLD
- Multi-chip module (MCM)
- System in a package (SiP)
- Package on a package (PoP)
By application | |
---|---|
Systems on chip |
|
Hardware accelerators |
Functional units |
|
---|---|
Logic | |
Registers | |
Control unit | |
Datapath | |
Circuitry |
management