Execution unit
In computer engineering, an execution unit (E-unit or EU) is a part of a processing unit that performs the operations and calculations forwarded from the instruction unit.[1] It may have its own internal control sequence unit (not to be confused with a CPU's main control unit), some registers,[2] and other internal units such as an arithmetic logic unit,[3] address generation unit, floating-point unit, load–store unit, branch execution unit[4] or other smaller and more specific components, and can be tailored to support a certain datatype, such as integers or floating-points.[5]
It is common for modern processing units to have multiple parallel functional units within its execution units, which is referred to as superscalar design.[6] The simplest arrangement is to use a single bus manager unit to manage the memory interface, and the others to perform calculations. Additionally, modern execution units are usually pipelined.
References
- ^ "Execution Model Overview". Intel. Retrieved 2024-06-23.
- ^ "AMD Instinct™ MI100 microarchitecture — ROCm Documentation". rocm.docs.amd.com. Retrieved 2024-06-23.
- ^ "Intel® Iris® Xe GPU Architecture". Intel. Retrieved 2024-06-23.
- ^ Kanter, David (November 13, 2012). "Intel's Haswell CPU Microarchitecture". Real World Tech.
- ^ "Execution Unit" discussion from the University of Massachusetts Amherst, archived on the Wayback Machine
- ^ Cohen, William (2016-03-14). "Superscalar Execution". Red Hat Developer. Retrieved 2024-06-23.
- v
- t
- e
- Abstract machine
- Stored-program computer
- Finite-state machine
- Turing machine
- Belt machine
- Stack machine
- Register machines
architectures
Types | |
---|---|
Instruction sets |
|
Instruction pipelining | |
---|---|
Hazards | |
Out-of-order | |
Speculative |
Level |
|
---|---|
Multithreading | |
Flynn's taxonomy |
performance
- Transistor count
- Instructions per cycle (IPC)
- Cycles per instruction (CPI)
- Instructions per second (IPS)
- Floating-point operations per second (FLOPS)
- Transactions per second (TPS)
- Synaptic updates per second (SUPS)
- Performance per watt (PPW)
- Cache performance metrics
- Computer performance by orders of magnitude
- Central processing unit (CPU)
- Graphics processing unit (GPU)
- Vector
- Barrel
- Stream
- Tile processor
- Coprocessor
- PAL
- ASIC
- FPGA
- FPOA
- CPLD
- Multi-chip module (MCM)
- System in a package (SiP)
- Package on a package (PoP)
By application | |
---|---|
Systems on chip |
|
Hardware accelerators |
Functional units | |
---|---|
Logic | |
Registers | |
Control unit | |
Datapath | |
Circuitry |
management
This computer-engineering-related article is a stub. You can help Wikipedia by expanding it. |
- v
- t
- e